# Reverse Converter for the Moduli Set $\left\{2^{\mathrm{n}}-1,2^{\mathrm{n}}, 2^{\mathrm{n}}+1\right\}$ Base on Grouping Number 

Saeid Banhanfar ${ }^{1}$, Nadali Zarei ${ }^{2}$<br>${ }^{1}$ Dept. of engineering, Imam Housein University, Tehran, Iran<br>${ }^{2}$ Dept. of engineering, Imam Housein University, Tehran, Iran


#### Abstract

The Residue Number System (RNS) is a non-weighted system that is very efficient in digital signal processing and communicational applications. The previous proposed methods for the residue to binary ( $\mathrm{R} / \mathrm{B}$ ) conversions are based on the Chinese Reminder Theorem (CRT) or Mixed Radix Conversion (MRC). These theorems are difficult to implement. In this paper, we present a new high-speed ROM-less residue to binary converter for the three moduli set of $\left\{2^{n}-1,2^{n}, 2^{n}+1\right\}$. Our technique unlike previous methods uses the grouping numbers in dynamic representation range $M$ which its delay is much less than other converters.


Keywords: residue number system, reverse converter, moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1\right\}$, group number.

## 1. Introduction

Residue Number System is an unconventional system. In this system, an integer $X$ is represented by its reminder modulo a number of different bases. These residue numbers are smaller than the original number in the conventional system, so computations can be done with more speed and low power [1]. The advantages of RNS for implementing digital signal processors for certain applications such as FIR filtering are well-known [2-5]. Some of the more recent applications have been for 1-D filtering [6-8], 2-D filtering [9], video filtering [10], RSA cryptography [11-14], Elliptic curve cryptography [15], m-ary orthogonal keyed communication scheme [16], general purpose RISC DSP [17] and Image processing [18].
The RNS is determined using a set of relative pair wise prime integers positive co-prime integers $\left\{m_{1}, m_{2}, \ldots\right.$, $\left.m_{n}\right\}$ as moduli set. The dynamic range $M$ of that system is given as a product of the moduli $m_{i}$ where

$$
\begin{equation*}
M=\prod_{i=1}^{n} m_{i} \tag{1}
\end{equation*}
$$

Any integer $X$ between 0 and $M-1$ can be uniquely represented as $\left(x_{1}, x_{2}, \ldots, x_{n}\right)$. The residues $x_{i}=|X|_{m_{i}}$, also called residue digits, are defined as

$$
\text { (2) } x_{i}=X \bmod m_{i}, \quad 0 \leq x_{i}<m_{i} \text {. }
$$

The two most important issues for the residue arithmetic are the choice of moduli sets and the conversion of residue to binary numbers. The choice of moduli set in RNS is of continuing interest. Early designs of RNSbased processors were largely based on ROMs which used small set of mutually prime integers to realize a large dynamic range. However, the R/B converters for the general moduli sets are hardware intensive and implemented based on LUTs (Look-up tables). The access time of the LUTs and the need to read these iteratively have made the implementations inefficient for ASIC realization for RNS with large dynamic range. Hence, the more recent trend has been to use moduli sets which can help to eliminate the ROMs. These are known as power-of-two related moduli sets or "conversionfriendly" moduli sets [19].
In residue-based processors, designing an efficient $\mathrm{R} / \mathrm{B}$ converter is very important. Considerable emphasis has been put on the popular moduli sets like $\{2 n-1,2 n$, $2 n+1\},\left\{2^{n}-1,2^{n}, 2^{n}+1\right\}$, and $\left\{2^{n}-1,2^{n}, 2^{n-1}-1\right\}[3,20-$ 25]. The arithmetic processors of these sets and the corresponding residue to binary converters make them very attractive compared with other sets [26]. The powers-of-two related moduli sets have the advantage that all operations required in digital signal processing applications such as modulo addition, modulo subtraction, modulo multiplication, scaling and FIR filtering can be efficiently performed due to the attractive arithmetic properties of these moduli [19].
The three moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1\right\}$ is of special interest because several operations in this system can be performed efficiently with limited amount or even without ROM. The periodicity properties exhibited by three moduli of this RNS result in superb performance of the binary to residue converter and modulo addition even for large $n$ [27].

Section 2 describes how the conversion of RNS to binary system using the new approach. Section 3 presents the hardware implementation and in section 4, the proposed design is compared with other reported converters.

## 2. Proposed Method

For residue to binary conversion in moduli set $\left\{2^{n}-1,2^{n}\right.$, $\left.2^{n}+1\right\}$, we distribute the numbers in dynamic representation range $M$ into several groups and subgroups which a part of this novel idea is presented in [28]. Since, residue representation of $X$ in above moduli set is corresponding with $\left(x_{1}, x_{2}, x_{3}\right)$, then the three residues denotes as:

$$
\begin{align*}
& x_{1}=X \bmod 2^{n}-1=\underbrace{x_{1, n-1} x_{1, n-2} \ldots x_{1,0}}_{n} \\
& x_{2}=X \bmod 2^{n}=\underbrace{x_{2, n-1} x_{2, n-2} \ldots x_{2,0}}_{n}  \tag{3}\\
& x_{3}=X \bmod 2^{n}+1=\underbrace{x_{3, n} x_{3, n-1} \ldots x_{3,0}}_{n+1}
\end{align*}
$$

So, the group number of any residue number in the considered moduli set obtains according to Figure 1.


Fig. 1 Group Number Detection.
The number of groups required for this distribution is equal to $\gamma$ and can be expressed as

$$
\begin{equation*}
\gamma=\left|\left|x_{1}-x_{3}\right|_{2^{n}-1}-\left|x_{2}-x_{3}\right|_{2^{n}}\right|_{2^{n}-1}=2^{n}-1 . \tag{4}
\end{equation*}
$$

Therefore, we can concluded that length of any group be called $l$ is given as

$$
\begin{equation*}
l=\frac{M}{\gamma}=\frac{\left(2^{n}-1\right) \cdot 2^{n} \cdot\left(2^{n}+1\right)}{2^{n}-1}=2^{n} \cdot\left(2^{n}+1\right) . \tag{5}
\end{equation*}
$$

In any of these groups there are $2^{n}$ subgroups, because

$$
\begin{equation*}
\beta=\left|x_{2}-x_{3}\right|_{2^{n}}, \quad 0 \leq \beta \leq 2^{n}-1 . \tag{6}
\end{equation*}
$$

For example, the value of $\beta$ for numbers in first group with range $\left[0,2^{2 n}+2^{n}\right)$ is shown in table1.

| Table 1: Distribution of Numbers in subgroups |  |
| :---: | :---: |
| Number | Subgroup |
| $0 \rightarrow 2^{n}$ | 0 |
| $2^{n}+1 \rightarrow 2\left(2^{n}+1\right)-1$ | 1 |
| $2^{n}\left(2^{n}+1\right) \rightarrow 3\left(2^{n}+1\right)-1$ | 2 |
| $\vdots$ |  |
| $\left(2^{n}-1\right)\left(2^{n}+1\right) \rightarrow 2^{n}\left(2^{n}+1\right)-1$ | $2^{n}-1$ |

For determination of group number of any residue number, first should be get the value of $\omega$. For clarity, we have exhibited it in range $\left[0,2^{2 n}+2^{n}\right.$ ) as follows:

$$
\omega=\left|x_{1}-x_{3}\right|_{2^{n}-1} \Rightarrow\left\{\begin{array}{cl}
0 \leq X<2^{n}+1, & \omega=0  \tag{7}\\
2^{n}+1 \leq X<2\left(2^{n}+1\right), & \omega=2 \\
2\left(2^{n}+1\right) \leq X<3\left(2^{n}+1\right), & \omega=4 \\
\vdots & \\
\left(2^{n-1}-1\right)\left(2^{n}+1\right) \leq X<2^{n-1}\left(2^{n}+1\right) & \omega=2^{n}-2 \\
2^{n-1}\left(2^{n}+1\right) \leq X<\left(2^{n-1}+1\right)\left(2^{n}+1\right), & \omega=1 \\
\vdots & \\
\left(2^{n}-2\right)\left(2^{n}+1\right) \leq X<\left(2^{n}-1\right)\left(2^{n}+1\right), & \omega=2^{n}-3 \\
\left(2^{n}-1\right)\left(2^{n}+1\right) \leq X<2^{n}\left(2^{n}+1\right), & \omega=0 .
\end{array}\right.
$$

According to (7) and with regard to the product result from moduli subtraction in each group be appeared first, odd values and afterward even respectively. Since, in order to accomplishment of arithmetic operations should be arranged the $\omega$ values increasingly, so it is achievable through one bit right rotate. Therefore, if assume $\omega=0$, $2,4,6, \ldots, 2^{n}-2,1,3, \ldots, 2^{n}-3$, after 1-bit right rotate, we get $\omega^{\prime}=0,1,2, \ldots, 2^{n}-3,2^{n}-2$.

Thus, by having the values of $\beta$ and $\omega^{\prime}$, the group number of any residue number in RNS (counting from 0) is defined as

$$
\begin{equation*}
\alpha=\left|\omega^{\prime}-\beta\right|_{2^{n}-1}, \quad 0 \leq \alpha \leq 2^{n}-2 . \tag{8}
\end{equation*}
$$

Table 2 shows the distribution of numbers in dynamic range $\left[0,2^{3 n}-2^{n}\right.$ ) which is given as a product of the $m_{i}$ 's in moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1\right\}$.

| Table 2: Distribution of Numbers in groups |  |  |
| :---: | :---: | :---: |
| Number | Group |  |
| $0 \rightarrow 2^{n}\left(2^{n}+1\right)-1$ | 0 |  |
| $2^{n}\left(2^{n}+1\right) \rightarrow 2\left[2^{n}\left(2^{n}+1\right)\right]-1$ | 1 |  |
|  | $\vdots$ |  |
| $\left(2^{n}-2\right)\left[2^{n}\left(2^{n}+1\right)\right] \rightarrow\left(2^{n}-1\right)\left[2^{n}\left(2^{n}+1\right)\right]-1$ | $2^{n}-2$ |  |

Therefore, after the determination of group and subgroup numbers of any number in RNS, its
corresponding number in the binary system is achievable according to equation

$$
\begin{equation*}
X=\alpha \cdot 2^{n}\left(2^{n}+1\right)+\beta \cdot\left(2^{n}+1\right)+x_{3} \tag{9}
\end{equation*}
$$

Since, for multiplying one $n$-bit number in 2 is sufficient to do one bit left cyclic shift of number, then the value of $\alpha .2^{n}$ is computed as the $n$-bit left cyclic shift of $\alpha$. In other words, we have

$$
\begin{equation*}
x_{n-1} x_{n-2} x_{n-3} \ldots x_{1} x_{0} \times 2^{n}=x_{n-1} x_{n-2} x_{n-3} \ldots x_{1} x_{0} \underbrace{00 \cdots 0}_{n} \tag{10}
\end{equation*}
$$

Also, in order to multiplication of $n$-bit number in $2^{n}+1$, we get

$$
\begin{align*}
& x_{n-1} x_{n-2} x_{n-3} \ldots x_{1} x_{0} \times\left(2^{n}+1\right)= \\
& \underbrace{x_{n-1} x_{n-2} x_{n-3} \ldots x_{1} x_{0}}_{n} \underbrace{x_{n-1} x_{n-2} x_{n-3} \ldots x_{1} x_{0}}_{n} \tag{11}
\end{align*}
$$

Therefore, to achieve the product of a $n$-bit number by $2^{n}$. $\left(2^{n}+1\right)$ in (9), will be got:

$$
\begin{align*}
& x_{n-1} x_{n-2} x_{n-3} \ldots x_{1} x_{0} \times 2^{n} \cdot\left(2^{n}+1\right)= \\
& \underbrace{x_{n-1} x_{n-2} x_{n-3} \ldots x_{1} x_{0}}_{n} \underbrace{x_{n-1} x_{n-2} x_{n-3} \ldots x_{1} x_{0}}_{n} \underbrace{00 \cdots 0}_{n} \tag{12}
\end{align*}
$$

Now equation (9) can be rewritten as

$$
\begin{equation*}
X=\underbrace{\alpha}_{n n} \underbrace{00 \cdots 0}_{n}+\underbrace{\beta \beta}_{n n}+\underbrace{x_{3, n} x_{3, n-1} \cdots x_{3,0}}_{n+1} \tag{13}
\end{equation*}
$$

As be seen, $X$ is the $3 n$ bits number. For computation of the lower $n$ bits of $X$, we can defined $\theta$ according to

$$
\begin{equation*}
\theta=\underbrace{\beta+\underbrace{x_{3, n-1} x_{3, n-2} \ldots x_{3,0}}_{n}}_{n+1} \tag{14}
\end{equation*}
$$

In the other hand, because the lower $n$ bits of $X$ in binary system is equal to the division reminder of number modulo $2^{n}$, then can be concluded in the considered moduli set, no need to computation of $\theta$, due to the lower $n$ bits of $\theta$ is achievable through $x_{2}$.

$$
\begin{equation*}
\theta_{n-1} \theta_{n-2} . . \theta_{0}=x_{2} \tag{15}
\end{equation*}
$$

So, the most significant bit (MSB) of $\theta$ is required to computed only and it denotes the carry bit, namely

$$
\begin{equation*}
C_{\text {out }, \theta}=\theta_{n}=G_{0: n-1}=C 1 \tag{16}
\end{equation*}
$$

As we know, the $x_{3}$ is the residue of the binary number $\bmod 2^{n}+1$ and the largest value of $x_{3}$ is equal to $\underbrace{100 \cdots 0}_{n}$. In this case, in addition of $\beta+x_{3}$ which $\beta$ is a $n$ bit number, we will be $C_{\text {out }, \theta}=0$. Notice that, only while $x_{3}=0 \underbrace{X X \ldots X}_{n}$, we can be had $C_{\text {out }, \theta}=1$. Hence, the two bits of $C_{\text {out }, \theta}$ and $x_{3, n}$ are not one simultaneously. So we get

$$
\begin{equation*}
\delta=C_{\text {out }, \theta}+x_{3, n} \tag{17}
\end{equation*}
$$

Therefore, according to the all mentioned issues, can be said

$$
\begin{align*}
& \left\{\begin{array}{l}
X_{n-1 \ldots 0}=x_{2}=x_{2, n-1} x_{2, n-2} \ldots x_{2,0} \\
C 1=C_{\text {out }, \theta}
\end{array}\right. \\
& \left\{\begin{array}{l}
X_{2 n-1 \ldots n}=\underbrace{\alpha}_{n}+\underbrace{\beta}_{n}+\underbrace{C_{o u t, \theta}}_{1}+\underbrace{x_{3, n}}_{1}=\alpha+\beta+\delta \\
C 2=C_{\text {out }}=M S B(\alpha+\beta+\delta)
\end{array}\right.  \tag{18}\\
& X_{3 n-1 \ldots 2 n}=\alpha+C 2
\end{align*}
$$

Due to, the most significant higher $2 n$ bits of $X$ gives as

$$
\begin{equation*}
X_{3 n-1 . . n}=\underbrace{\alpha}_{n n} \underbrace{\alpha}_{n}+\underbrace{\beta}_{1}+\underbrace{\delta}_{1} \tag{19}
\end{equation*}
$$

Therefore, the final form of (7) can be rewritten as

$$
\begin{equation*}
X=X_{3 n-1 \ldots n} x_{2} \tag{20}
\end{equation*}
$$

Thus, (20) is implemented as a simple concatenation of $X_{n-1 \ldots 0}, X_{2 n-1 \ldots n}$ and also $X_{3 n-1 \ldots 2 n}$. Implementation of equation (20) is shown in Figure 2.


Fig. 2 reverse conversion unit

## 3. Hardware Structure

The group detection function is determined by Eq.(8) as $\alpha=\left|\omega^{\prime}-\beta\right|_{2^{n}-1}$. According to [28], since $\alpha$ is computed as a residue modulo $2^{n}-1$ then, instead of subtracting $|\beta|_{2^{n}-1}$ we can add its additive inverse modulo $2^{n}-1$. An additive inverse modulo $2^{n}-1$ is simply a negation of
binary representation. For simplification reasons the additive inverse of $|\beta|_{2^{n}-1}$ is denoted as

$$
\begin{equation*}
\hat{\beta}=\left|-|\beta|_{2^{n}-1}\right|_{2^{n}-1} . \tag{21}
\end{equation*}
$$

So that, the binary form of (21) is $\hat{\beta}=\bar{\beta}_{n-1}, \ldots, \bar{\beta}_{1}, \bar{\beta}_{0}$. Thus (8) can be rewritten as the sum

$$
\begin{equation*}
\alpha=\left|\omega^{\prime}+\hat{\beta}\right|_{2^{n}-1} \tag{22}
\end{equation*}
$$

From [29], an addition modulo ( $2^{n}-1$ ) with redundant zero elimination can be expressed as

$$
\begin{equation*}
|a+b|_{2^{n}-1}=\left|a+b+c_{\text {out }}+p\right|_{2^{n}} \tag{23}
\end{equation*}
$$

where $c_{\text {out }}$ is a carry bit of $a+b$ addition and $p=1$ for $a$ $+b=11 \ldots 1_{2}$. The sum $c_{\text {out }}+p$ is 0 for $a+b<2^{n}-1$ and 1 for $a+b \geq 2^{n}-1$ [30]. By assuming that $C_{i n}=c_{o u t}+p$, the final form of (22) is then

$$
\begin{equation*}
\alpha=\left|\omega^{\prime}+\hat{\beta}+C_{i n}\right|_{2^{n}} . \tag{24}
\end{equation*}
$$

Also, the values of $\omega$ and $\beta$ is given using this way. Notice that, in computing of $\omega=\left|x_{1}-x_{3}\right|_{2^{n}-1}$, because $x_{3}$ is a residue number modulo $2^{n}+1$ and $x_{3} \leq 2^{n}$ then $\left|x_{3}\right|_{2^{n}-1}$ is given by OR-ing the least and the most significant bits of $x_{3}$. Therefore, binary form of $\left|x_{3}\right|_{2^{n-1}}$
is $\overline{x_{3,0}+x_{3, n}}, \bar{x}_{3, n-1}, \ldots, \bar{x}_{3,1}$.

Proposed method for the numbers conversion from residue system to binary system is implemented with parallel prefix structure including parallel-prefix adder and end-around-carry prefix adder, both of which are introduced in [29]. A parallel prefix adder and also parallel prefix adder with end-around-carry are built from elements shown in Figure 3.


The signals $G_{i: j}$ and $P_{i: j}$ are the carry generation and propagation functions from the position $i$ to $j$. For an addition of two binary vectors $a_{n-1} . . a_{0}$ and $b_{n-1} . . b_{0}$ and for $i<k<j$, these functions can be expressed by logic equations

$$
\begin{align*}
& G_{i: i}=a_{i} \cdot b_{i} \\
& P_{i: i}=a_{i} \oplus b_{i} \\
& G_{i: j}=G_{i: k} \cdot P_{k+1: j}+G_{k+1: j}  \tag{25}\\
& P_{i: j}=P_{i: k} \cdot P_{k+1: j} .
\end{align*}
$$

The carry signals $c_{j}$ are equal to $G_{0: j-1}$ and the bits $s_{j}$ of a final sum are $s_{j}=P_{j: j} \oplus c_{j}$. An addition advantage of prefix structures is that the end-around carry can be added in the last stage with a delay cost of two logic levels [30]. The detailed description of this idea is presented in [29].
In this paper, the standard unit-gate model [29] used to estimate the area and time (AT) characteristics of proposed design in order to reverse conversion of numbers by moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1\right\}$. In this model, each two-input monotonic gate (e.g. AND, OR, NAND, NOR), and also XOR/XNOR gate counts as one and two gates respectively.
The Group Number Detection (GND) unit of shown in Fig. 1 comprises three main adders: one modulo ( $2^{n}$ ) adder and two adder $\bmod \left(2^{n}-1\right)$. For calculation of $\beta$ modulo $2^{n}$, we used the parallel prefix adder from [29] by $A=5 n+(3 / 2) n \log _{2} n+4$ and $T=2 \log _{2} n+6$. Also, for determination of values $\omega$ and $\alpha$, applied the end-around-carry prefix adder which its hardware and delay are $A=8 n+(3 / 2) n \log _{2} n-3 \quad$ and $T=2 \log _{2} n+6$. Consequently, area and time of GND unit are:

$$
\begin{align*}
& A_{1}=21 n+\frac{9}{2} n \log _{2} n-2  \tag{26}\\
& T_{1}=4 \log _{2} n+12 .
\end{align*}
$$

As we mentioned already, since lower $n$ bits of the decoded number are available directly as residue corresponding to modulus $2^{n}$, then without need to the hardware components, can be efficiently implemented. $C 1$, the product carry bit from $\beta+x_{3}$ addition be computed using the carry generation unit which is shown in Figure 4.

Fig. 3 Blocks of prefix adder structure [30].


Fig. 4. Carry Generation Unit for $n=16$
The carry generation unit use ( $n-1$ ) black nodes and $n$ input nodes (denoted as square). Its area and time can be expressed as

$$
\begin{align*}
& A_{2}=3 n+3(n-1)=6 n-3 \\
& T_{2}=2 \log _{2} n+2 \tag{27}
\end{align*}
$$

For the calculation of middle $n$ bits from the position $X_{n}$ to $X_{2 n-1}$, applied the new and modified structure of end-around-carry parallel-prefix adder namely (EAC-PPA) which the output carry signal is determined by $C 2$. Figure 5 is used to compute the value of $\alpha+\beta+\delta$ and $C 2=C_{\text {out }}$.


Fig. 5 EAC-PPA
The requirements for the above adder is as follows: $n$ input nods, $n$ output nodes (denoted as lozenge), ( $n-1$ ) black node, one additional gate. Notice that first input node is a full adder with area of 4 unit and delay of 2 unit more than half adder. The prefix part of circuit from [29] requires the delay of $2 \log _{2} n$ logic levels and also, the area of $(3 / 2) n \log _{2} n$. The $A T$ parameters for the shown circuit in Figure 5 are

$$
\begin{align*}
& A_{3}=8 n+\frac{3}{2} n \log _{2} n+2  \tag{28}\\
& T_{3}=2 \log _{2} n+8 .
\end{align*}
$$

So, the required hardware and time for generation of bits $n$ to $2 n-1$ of the binary number can be expressed as

$$
\begin{align*}
& A_{4}=29 n+6 n \log _{2} n  \tag{29}\\
& T_{4}=6 \log _{2} n+20
\end{align*}
$$

It is shown in EAC-PPA circuit that delay of generation of $C 2$ is equal to $6 \log _{2} n+17$.
According to Fig. 2, the most significant $n$ bits of $X$ in binary system is given by $\alpha$ or $\alpha+1$. The output carry signal from the circuit shown in Fig. 5 be called $C 2$ is selecting line of multiplexer which determine whether $\alpha$ be directed to output or $\alpha+1$. In order to computation of $\alpha+1$, is sufficient after the value determination of $\alpha$, be add with 1 .
Therefore, the circuit $\alpha+1$ perform the function of adding 1 to a n-bit input number. Consider $\alpha=\alpha_{n-1} \alpha_{n-2} \ldots \alpha_{1} \alpha_{0}, \alpha+1=\alpha_{n-1} \alpha_{n-2} \ldots \alpha_{1} \alpha_{0}+1=e_{n-1} e_{n-2} \ldots e_{1} e_{0}$. We have the following equation, which imply that the circuit plus 1 requires $n-1$ XOR gates and $n$ AND gates plus 1 inverter.
$e_{0}=\overline{\alpha_{0}}, e_{l=} \alpha_{1 \oplus} \alpha_{1} \alpha_{0}, e_{i=} \alpha_{i} \oplus \alpha_{i \ldots \ldots} \alpha_{0}$,
$e_{n-l} \alpha_{n-1} \oplus \alpha_{n-1 \ldots} \alpha_{1} \alpha_{0}$,
The circuit requires the hardware of $3 n$ and delay of 2 logic levels. Thus, the sum of them consist of

$$
\begin{align*}
& A_{5}=23 n+\frac{9}{2} n \log _{2} n-2  \tag{30}\\
& T_{5}=4 \log _{2} n+14 .
\end{align*}
$$

$\delta$ Since, $A T$ parameters of $n$ bits Mux are $3 n$ and 2 respectively, then area and delay of generation of bits from position $2 n$ to $3 n-1$ are

$$
\begin{align*}
& A_{6}=32 n+6 n \log _{2} n  \tag{31}\\
& T_{6}=6 \log _{2} n+19 .
\end{align*}
$$

Total delay of the circuit is determined by a path consisting one unit of group detection, C2 generation unit and multiplexer. The total area and delay of the designed reverse converter circuit are
$A_{t o t}=A_{2}+A_{3}+A_{5}+A_{O R}+A_{M u x}=41 n+6 n \log _{2} n-1$
$T_{\text {tot }}=\underbrace{T_{1}+T_{3}}_{T_{C 2}}+T_{M u x}=6 \log _{2} n+19$.

## 4. Conclusions

Reverse converter is one of the most important issues in residue number system. In this paper, a novel and fast algorithm for the conversion of numbers given in RNS $\left\{2^{n}-1,2^{n}, 2^{n}+1\right\}$ is presented. Our proposed technique is based on grouping numbers which has significant reduction in delay, compared to other methods. Furthermore, it accomplishes reverse conversion without applying the generic approaches such as CRT and MRC.

## References

[1] E. Gholami, R. Farshidi, M. Hosseinzadeh and K. Navi, "High speed residue number system comparison for the moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1\right\}$ ", Journal of communication and computer, Vol. 6, No. 3, 2009, pp. 40-46.
[2] N. Szabo, R. Tanaka, "Residue arithmetic and its applications to computer technology", New York: MCGraw-Hill, 1967.
[3] M. Soderstrand, M.A.W. Jenkins, G. Jullien and F. Taylor, "Residue number system arithmetic: Modern Applications in Signal Processing", New York: IEEE Press, 1986.
[4] P.V. Ananda Mohan, "Residue number system: algorithms and Architectures", New York: kluwer Academic Publishers, 2002.
[5] F. Taylor, "Residue arithmetic: a tutorial with examples", IEEE Comput Mag, 1984, pp. 50-62.
[6] W. Freking, K. Parhi, "Low-power FIR digital filters using residue arithmetic", In: Conference of the $31^{\text {st }}$ Asilomar conference on signals, systems and computers, 1997.
[7] A. D'Amora, et al, "Residue power dissipation in complex digital filters by using the quadratic residue number system", In: Conference of the $34^{\text {th }}$ Asilomar conference on signals, systems and computers, Vol. 2, 2000, pp.
[8] G. Cardarill, et al, "Low-power implementation of polyphase filters in Quadratic Residue Number System", In: Proceedings of the IEEE international symposium on circuits and systems, vol. 2, 2004, pp. 725-8,
[9] N. Shanbag, R. Siferd, "A single-chip pipelined 2-D FIR filter using residue Arithmetic. IEEE J SolidState Circuits, 1991, pp. 796-805.
[10] T. Toivonen, J. Heikkila, "Video filtering with format number theoretic transforms using residue number system", IEEE Trans Circuits Syst Video Technol, 2006, pp. 128-38.
[11] J. Schwemmlein, K. Posch , P. Reinhard, "RNS modulo reduction upon a restricted base value set and its applicability to RSA cryptography", 1978, pp. 637-50.
[12] H. Nozaki, M. Motoyama, A. Shimbo and S. Kawamura, "Implementation of RSA algorithms based on RNS Montgomery multiplications", Springer, 2001, pp. 364-76.
[13] J-C. Bajard, L. Kornerup, "An RNS Montgomery modular multiplication algorithm", IEEE Trans Comput, 1998, pp. 769-74.
[14] J-C. Bajard, L. Imbert, "a full RNS Implementation RSA", IEEE Trans Comput 2004, pp. 769-74.
[15] D. Schinianakis, A. Kakarountas, T. Stouraitis, "A new approach to elliptic curve cryptography: an RNS architecture", IEEE Mediterranean electrotechnical conference, 2006, pp. 1241-5.
[16] L-L. Yang, L. Hanzo, "A residue number system based parallel communications scheme using orthogonal signaling", IEEE Trans Veh Technol, 2002, pp. 1534-46.
[17] R. Chaves, L. Sousa, "RDSP: A RISC DSP based on residue number system", In: Proceeding of the Euromicro symposium on digital systems design: architectures, methods and tools, 2003, pp. 128-35.
[18] W. Wei, et al, "RNS applications for digital image processing", In: Proceeding of the $4^{\text {th }}$ IEEE International workshop on system-on-chip for real time application, 2004, pp. 77-80.
[19] P.V. Ananda Mohan, "New reverse converters for the moduli set $\left\{2^{n}-3,2^{n}-1,2^{n}+1,2^{n}+3\right\}^{\prime \prime}$, International journal of Electronics and Communications, 2007, pp. 643-58.
[20] A. Premkumar, "An RNS to binary converter in a three moduli set with common factors", IEEE Trans. Circuits Syatems-Part II. 1995, pp. 298-301.
[21] A. hiasat, H. Zohdi, "Residue to binary arithmetic converter for the moduli $\left\{2^{k}, 2^{k}-1,2^{k-1}-1\right\}$ ", IEEE Trans. Circuits Syatems-Part II. 1998, pp. 204-209.
[22] A. Sweidan, A. Hiasat, "New efficient memoryless, residue to binary converter", IEEE Trans. Circuits systems, 1988, pp. 1441-44.
[23] B.Bernardson, "Fast memoryless, over 64 bits, residue to decimal converter", IEEE Trans. Circuits Systems, 1985, pp. 298-300.
[24] R. Conway, J. Nelson, "Fast converter for 3 moduli RNS using new property of CRT", IEEE Trans Comput. 1999, pp. 852-60.
[25] W. Wang, M. Swamy, M. Ahmad and Y. Wang, "A high speed residue to binary converter for the threemoduli $\left\{2^{k}, 2^{k}-1,2^{k-1}-1\right\}^{\prime \prime}$ IEEE Trans. Circuits Systems-Part II, 2000, pp.1576-1581.
[26] A. A.Hiasat, "An arithmetic residue to binary conversion technique", Integration, the VLSI Journal, 2003, pp. 13-25.
[27] S. J. Piestrak, "A high-Speed Realization of a Residue to Binary Number System Converter", IEEE Trans on circuits and systems, Vol. 42, No. 10, 1995.
[28] M. Rouhifar, M. Hosseinzadeh, S. Bahanfar and M. Teshnehlab, "Fast Overflow Detection in moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1\right\}$ ", International Journal of Computer Science Issues, Vol. 8, Issue. 3, 2011, pp. 407-414.
[29] R. Zimmerman, "Efficient VLSI implementation of modulo ( $2^{n} \pm 1$ ) addition and multiplication", in Proc. $14^{\text {th }}$ IEEE Symp. Comput. Arithm. , 1999, pp. 15867.
[30] T. Tomczak, "Fast Sign Detection for RNS $\left\{2^{n}-1\right.$, $\left.2^{n}, 2^{n}+1\right\}^{\prime \prime}$, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 55, Iss. 6, 2008, pp. 1502-11.

