# Optimized design of Carry Skip BCD adder using new FHNG reversible logic gates 

Md. Belayet Ali ${ }^{1}$, Md. Samiur Rahman ${ }^{2}$ and Tahmina Parvin ${ }^{3}$<br>${ }^{1}$ Department of Computer Science and Engineering, Mawlana Bhashani Science And Technology University, Tangail-1902, Bangladesh<br>belayet.mbstu@gmail.com<br>${ }^{2}$ Department of Computer Science and Engineering, Mawlana Bhashani Science And Technology University, Tangail-1902, Bangladesh<br>samiur.rahman.mbstu@gmail.com<br>${ }^{3}$ Department of Computer Science and Engineering, Mawlana Bhashani Science And Technology University, Tangail-1902, Bangladesh zhumacse@gmail.com


#### Abstract

Reversible logic is very essential for the construction of low power, low loss computational structures which are very essential for the construction of arithmetic circuits used in quantum computation, nanotechnology and other low power digital circuits. In the present paper an optimized and low quantum cost one digit carry skip BCD adder using new reversible logic gates are proposed. The proposed work is best compared to the other existing circuits.


Keywords: Reversible logic, Reversible gate, Carry skip BCD adder, Quantum computing, Quantum cost, nanotechnology based systems.

## 1. Introduction

Reversible logic has received great attention in the recent years due to its ability to reduce the power dissipation. Quantum arithmetic components need reversible logic circuits for their construction. Reversible logic circuits find wide application in low power digital design, quantum computing and nanotechnology. In 1960 R.Landauer demonstrated that high technology circuits and systems constructed using irreversible hardware results in energy dissipation due to information loss. According to Landauer's principle, the loss of one bit of information dissipates $\mathrm{kT} \ln 2$ joules of energy where k is the Boltzmann's constant and T is the absolute temperature at which the operation is performed [1]. Later Bennett, in 1973, showed that in order to avoid $\mathrm{kT} \ln 2$ joules of energy dissipation in a circuit it must be built from reversible circuits [2]. A reversible logic gate is an n-input, n-output logic device with
one-to-one mapping. Reversible circuits are constructed using reversible logic gates. These reversible circuits not only produce unique output vector from each input vector but also the input can be reconstructed from the outputs. A reversible circuit should be designed using a minimum number of reversible gates. Fan-out and loops are not allowed in reversible logic circuits [3]. However fan-out and feedback can be achieved by using additional gates.

The complexity and performance of the circuit is decided on the following parameters [4, 5 and 7].

1. Garbage outputs: The number of unused outputs present in the reversible logic circuit.
2. Number of reversible gates: Total number of reversible gates used in the circuit.
3. Constant inputs: The number of inputs which are maintained constant at 0 or 1 in order to get the required function. They are necessary to synthesize a reversible function.
4. Quantum cost: The number of $1 \times 1$ or $2 \times 2$ reversible logic gates used in the quantum equivalent of the reversible circuit.

The synthesis of a reversible logic circuit should have following optimization parameters [4-18]:

1. Minimum number of gates
2. Minimum number of garbage outputs
3. Minimum number of constant inputs
4. Minimum number of quantum costs

Decimal addition plays an important role in various microprocessors and other future computing circuits.

Therefore circuits designed to perform decimal addition using binary methods must be fast and must incorporate the required correction to produce accurate decimal sum. The present paper proposes an optimized design of a carry skip BCD adder using new reversible logic gates. The proposed one digit carry skip BCD adder is constructed using a minimum number of reversible logic gates and it produces the least number of garbage outputs, minimum number Quantum cost compared to other existing circuits and therefore it can used to build more complex arithmetic circuits using reversible logic gates.

This paper is organized as follows: Section 2 gives the brief introduction to some of the important basic reversible logic gates. In Section 3 the new gates used in the proposed design of carry skip BCD adder circuits are explained. In Section 4, the conventional one digit carry skip BCD adder circuit and its implementation using new reversible gates are described. Section 5 gives the reversible logic implementation of the proposed designs of these adders. Section 6 gives the results and discussion and also the comparison of proposed design with other existing circuits. Finally Section 7 concludes with a scope for further research.

## 2. Literature Review

At present there are many $3 \times 3$ reversible logic gates such as Fredkin gate, Toffoli gate, Double Feynman gate, Peres gate [3-8]. The quantum cost of each reversible logic gate is an important optimization parameter [7]. The quantum cost of a $1 \times 1$ reversible gate is assumed to be zero. The quantum cost of a $2 \times 2$ reversible logic gate is taken as unity. The quantum cost of other reversible gates is calculated by counting the number of $\mathrm{V}, \mathrm{V}^{+}$and CNOT gates present in their quantum circuit. V is the square root of NOT gate and $\mathrm{V}^{+}$is its hermitian. The V and $\mathrm{V}^{+}$ quantum gates have the following properties:

$$
\begin{align*}
& \mathrm{V} * \mathrm{~V}=\mathrm{NOT}  \tag{1}\\
& \mathrm{~V} * \mathrm{~V}^{+}=\mathrm{V}^{+} * \mathrm{~V}=1  \tag{2}\\
& \mathrm{~V}^{+} * \mathrm{~V}^{+}=\mathrm{NOT} \tag{3}
\end{align*}
$$

Important reversible logic gates are,

### 2.1. Feynman gate

Figure 1 shows a $2 \times 2$ Feynman gate [3]. The input vector is $\mathrm{I}(\mathrm{A}, \mathrm{B})$ and the output vector is $\mathrm{O}(\mathrm{P}, \mathrm{Q})$ and the relation between input and output is given by
$\mathrm{P}=\mathrm{A}, \mathrm{Q}=\mathrm{A} \oplus \mathrm{B}$. Since it is a $2 \times 2$ gate, it has a quantum cost of $\mathbf{1}$ [8]. It is used to copy the input without producing garbage bits.


Figure . 1 Feynman gate

### 2.2. Double Feynman gate (F2G)

Figure 2 shows a $3 \times 3$ Double Feynman gate [4]. The input vector is I (A, B, C) and the output vector is $\mathrm{O}(\mathrm{P}, \mathrm{Q}, \mathrm{R})$ and output is defined by $\mathrm{P}=\mathrm{A}, \mathrm{Q}=$ $A \oplus B, R=A \oplus C$. Quantum cost of Double Feynman gate is $\mathbf{2}$.


Figure . 2 Double Feynman gate

### 2.3. Toffoli gate (TG)

Figure 3 shows a $3 \times 3$ Toffoli gate [5]. The input vector is $\mathrm{I}(\mathrm{A}, \mathrm{B}, \mathrm{C})$ and the output vector is $\mathrm{O}(\mathrm{P}, \mathrm{Q}$, R ) and output is defined by $\mathrm{P}=\mathrm{A}, \mathrm{Q}=\mathrm{B}, \mathrm{R}=$ $\mathrm{AB} \oplus \mathrm{C}$. Quantum cost of a Toffoli gate is 5 .


### 2.4. Fredkin Gate (FG)

Figure 4 shows a $3 \times 3$ Fredkin gate [4]. The input vector is $I(A, B, C)$ and the output vector is $O(P, Q$ and R$)$. The output is defined by $\mathrm{P}=\mathrm{A}, \mathrm{Q}=\mathrm{A}^{\prime} \mathrm{B} \oplus \mathrm{AC}$ and $\mathrm{R}=\mathrm{A}^{\prime} \mathrm{C} \oplus \mathrm{AB}$. Quantum cost of a Fredkin gate is 5.


### 2.5. Peres Gate (PG)

Figure 5 shows a $3 \times 3$ Peres gate [6]. The input vector is $I(A, B, C)$ and the output vector is $O(P, Q$ and $R)$. The output is defined by $\mathrm{P}=\mathrm{A}, \mathrm{Q}=\mathrm{A} \oplus \mathrm{B}$ and $R=A B \oplus C$. Quantum cost of a Peres gate is 4 .


### 2.6. HNG gate

Figure 6 shows a HNG Gate. The input vector is I (A, $\mathrm{B}, \mathrm{C}, \mathrm{D})$ and the output vector is $\mathrm{O}(\mathrm{P}, \mathrm{Q}, \mathrm{R}, \mathrm{S})$. $\mathrm{P}=$ $A, Q=B, R=A \oplus B \oplus C$ and $S=(A \oplus B) C \oplus A B \oplus D$. The full adder using HNG is obtained with $\mathrm{C}=\mathrm{C}_{\text {in }}$ and $\mathrm{D}=0$ and its quantum cost is equal to 6 .


Figure. 6 HNG Gate

### 2.7. TSG gate

Figure 7 shows a TSG Gate. The input vector is I (A, $\mathrm{B}, \mathrm{C}, \mathrm{D}$ ) and the output vector is $\mathrm{O}(\mathrm{P}, \mathrm{Q}, \mathrm{R}, \mathrm{S})$. P $=\mathrm{A}, \mathrm{Q}=\mathrm{A}^{\prime} \mathrm{C}^{\prime} \oplus \mathrm{B}^{\prime}, \mathrm{R}=\left(\mathrm{A}^{\prime} \mathrm{C} \oplus \mathrm{B}^{\prime}\right) \oplus \mathrm{D}$ and $\mathrm{S}=$ $\left(A^{\prime} C^{\prime} \oplus B^{\prime}\right) \mathrm{D} \oplus(A B \oplus C)$. The full adder using DPG is obtained with $\mathrm{C}=0$ and $\mathrm{D}=\mathrm{C}_{\mathrm{in}}$ and its quantum cost is equal to 13 .


Figure. 7 TSG Gate

### 2.8. MKG gate

Figure 8 shows a MKG Gate. The input vector is I ( $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}$ ) and the output vector is $\mathrm{O}(\mathrm{P}, \mathrm{Q}$ and R , S). $\mathrm{P}=\mathrm{A}, \mathrm{Q}=\mathrm{C}, \mathrm{R}=\left(\mathrm{A}^{\prime} \mathrm{D}^{\prime} \oplus \mathrm{B}^{\prime}\right) \oplus \mathrm{C}$ and $\mathrm{S}=$ $\left(\mathrm{A}^{\prime} \mathrm{D}^{\prime} \oplus \mathrm{B}^{\prime}\right) \mathrm{C} \oplus(\mathrm{AB} \oplus \mathrm{D})$. The full adder using DPG is obtained with $\mathrm{C}=\mathrm{C}_{\mathrm{in}}$ and $\mathrm{D}=0$ and its quantum cost is equal to 14 .


Figure. 8 MKG Gate

### 2.9. Double Peres gate (DPG)

Figure 9 shows a Double Peres Gate. The input vector is $\mathrm{I}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})$ and the output vector is $\mathrm{O}(\mathrm{P}$, $\mathrm{Q}, \mathrm{R}, \mathrm{S}) \cdot \mathrm{P}=\mathrm{A}, \mathrm{Q}=\mathrm{A} \oplus \mathrm{B}, \mathrm{R}=\mathrm{A} \oplus \mathrm{B} \oplus \mathrm{D}$ and $\mathrm{S}=(\mathrm{A} \oplus \mathrm{B})$ $\mathrm{D} \oplus \mathrm{AB} \oplus \mathrm{C}$. The full adder using DPG is obtained with $\mathrm{C}=0$ and $\mathrm{D}=\mathrm{C}_{\mathrm{in}}$ and its quantum cost is equal to 8.


Figure. 9 Double Peres gate.

### 2.10. SCL gate (SCLG)

Figure 10 shows a $4 \times 4$ SCL gate [12]. The input vector is $I(A, B, C, D)$ and the output vector is $\mathrm{O}(\mathrm{P}, \mathrm{Q}, \mathrm{R}, \mathrm{S})$ and the relation between input and output is given by,


Figure. 10 Six-correction logic gates
There is a one-to-one mapping between inputs and outputs of SCL gate and it can be used to add 6 to the sum in order to correct it to get the correct BCD sum [12].In the present paper SCL gate (Six Correction Logic) is used for the required correction in the BCD addition. In a BCD adder, the correction logic which generates the $\mathrm{C}_{\text {out }}$ is given by,

$$
\begin{equation*}
\mathrm{C}_{\text {out }}=\mathrm{S}_{3} \mathrm{~S}_{2}+\mathrm{S}_{3} \mathrm{~S}_{1}+\mathrm{C}_{4} \tag{4}
\end{equation*}
$$

The above equation can also be expressed without changing its functionality into,

$$
\begin{equation*}
\mathrm{C}_{\text {out }}=\mathrm{C}_{4} \oplus \mathrm{~S}_{3}\left(\mathrm{~S}_{2}+\mathrm{S}_{1}\right) \tag{5}
\end{equation*}
$$

The proposed SCL gate gives the required correction logic at the output $\mathrm{S}=\mathrm{C}_{\text {out }}$ and also passes the inputs $\mathrm{A}=\mathrm{S}_{3}, \mathrm{~B}=\mathrm{S}_{2}$ and $\mathrm{C}=\mathrm{S}_{1}$ to $\mathrm{P}, \mathrm{Q}$ and R respectively as shown in fig.11,thereby avoiding the fan-out problem present in the BCD adder and carry skip adder circuit given in the paper [14-17].


Figure. 11 SCL gate producing $\mathrm{C}_{\text {out }}$

## 3. Proposed Reversible Gates

### 3.1. FHNG gate

Figure 12 shows a FHNG Gate. The input vector is I ( $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}$ ) and the output vector is $\mathrm{O}(\mathrm{P}, \mathrm{Q}, \mathrm{R}, \mathrm{S}) . \mathrm{P}$ $=\mathrm{A}, \quad \mathrm{Q}=\mathrm{A} \oplus \mathrm{B}, \quad \mathrm{R}=\mathrm{A} \oplus \mathrm{B} \oplus \mathrm{C}$ and $\mathrm{S}=(\mathrm{A} \oplus \mathrm{B})$ $\mathrm{C} \oplus \mathrm{AB} \oplus \mathrm{D}$. The full adder using FHNG is obtained with $\mathrm{C}=\mathrm{C}_{\mathrm{in}}$ and $\mathrm{D}=0$ and its quantum cost is equal to 7.Let


Table 1: Truth table of proposed reversible FHNG gate

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{P}$ | $\mathbf{Q}$ | $\mathbf{R}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |

## 4. Conventional Carry Skip BCD Adder

### 4.1. Conventional Carry Skip Adder

The circuit is as shown in fig 10. It uses two four bit adders, carry skip logic circuit and a correction logic circuit. The carry skip BCD adder is faster than the above BCD adder as it skips the propagation of carry input if $\mathrm{Z}=1$. The carry propagate input Z $=Z_{0} \cdot Z_{1} \cdot Z_{2} \cdot Z_{3}$ is generated at the output of a 4-input AND gate where $\mathrm{Z}_{0}=\left(\mathrm{A}_{0} \oplus \mathrm{~B}_{0}\right), \mathrm{Z}_{1}=\left(\mathrm{A}_{1} \oplus \mathrm{~B}_{1}\right), \mathrm{Z}_{2}=$ $\left(\mathrm{A}_{2} \oplus \mathrm{~B}_{2}\right)$ and $\mathrm{Z}_{3}=\left(\mathrm{A}_{3} \oplus \mathrm{~B}^{3}\right)$. When $\mathrm{Z}=1$, the carry input $\mathrm{C}_{\text {in }}$ is propagated to reach $\mathrm{C}_{\text {out }}$, otherwise it is skipped without propagating through the full adders. If $\mathrm{Z}=0, \mathrm{C}_{4}$ is propagated to $\mathrm{C}_{\text {out }}$. Also whenever $\mathrm{C}_{\text {out }}=$ 1 , correction logic adds 6 to the sum to generate the correct BCD sum as per rules of BCD addition.


Figure. 13 One digit Carry skip BCD adder

## 5. Reversible Logic Implementation of Carry Skip BCD Adder

One digit Carry skip BCD adder using reversible logic gates the circuit can be divided into three blocks.

1. Adder-1 and XOR-AND4 block which outputs $\mathrm{C}_{\mathrm{in}}, \mathrm{C}_{4}, \mathrm{Z}$ along with $\mathrm{S}_{3}, \mathrm{~S}_{2}, \mathrm{~S}_{1}$ and $\Sigma_{0}$ shown in fig . 13 and is represented in this paper as a single block shown in fig. 14.
2. AND-OR and Correction logic circuit block which outputs $\mathrm{P}=\mathrm{Z}_{\mathrm{Cin}}+\mathrm{C}_{4}$ and $\mathrm{C}_{\text {out }}=\mathrm{P} \oplus \mathrm{S} 3\left(\mathrm{~S}_{2}\right.$ $+S_{1}$ ) shown in fig 15.
3. Adder-2 block which adds 110 to $\mathrm{S} 3, \mathrm{~S} 2$ and S 1 whenever $\mathrm{C}_{\text {out }}=1$ and outputs the corrected $\operatorname{BCD} \Sigma_{3} \Sigma_{2} \Sigma_{1} \Sigma_{0}$ shown in fig 16.


Fig. 14 BLOCK-1 (Adder-1 and XOR-AND4)


Figure. 15 BLOCK-1(Adder-1 and XOR-AND4)


Figure.16. BLOCK-2(AND-OR and Correction logic circuit)


Figure.17. BLOCK-3 (Adder-2)
The proposed optimized circuit of a Carry skip BCD adder is as shown in fig 18.


Figure.18. Optimized Carry skip BCD adder circuit

### 5.1. Design Details of Carry Skip BCD Adder

## Four bit parallel adder

The 4 bit parallel adder is constructed using FHNG gates since it has lowest quantum cost and it is 7 . Also the XOR of the operand bits is readily available at one of its output which is very much required for the generation of carry propagate signal. So the total number of garbage outputs from the adder is only 4.

## XOR gates and an AND gate

In the present circuit the function of four XOR gates is achieved without using any extra reversible gates since the XOR of the operands is available at the outputs of the FHNG adder block. This produces 4 garbage outputs from the adder block. However the AND of these $Z_{0}, Z_{1}, Z_{2}$ and $Z_{3}$ is obtained by using three Peres gates. The quantum cost is reduced it is known that the quantum cost of a Peres gate is 4 [6, 19].

## OR gate and an AND gate block

AND-OR of $\mathrm{Z} \mathrm{C}_{\text {in }}$ and $\mathrm{C}_{4}$ is obtained using a Fredkin gate which outputs $\mathrm{P}=\mathrm{ZC}_{\mathrm{in}}+\mathrm{C}_{4}$. OR gate and an AND

## $C_{\text {out }}$ generation

This is generated using a new gate SCL gate which outputs $\mathrm{C}_{\text {out }}=\mathrm{P} \oplus \mathrm{S}_{3}\left(\mathrm{~S}_{2}+\mathrm{S}_{1}\right)$ along with $\mathrm{S}_{3}, \mathrm{~S}_{2}$ and $S_{1}$. These can be used as inputs to the next gates to correct the BCD sum.
Also the second adder which should add six in order to correct and convert the sum to BCD sum need not be a 4bit parallel adder but instead it can be constructed using one Peres gate, one HNG gate and one Feynman gate similar to the existing designs [16$17,20,22]$. The Peres gate is used to add $S_{1}$ with $C_{\text {out }}$ to produce final $\Sigma_{1}$ and a carry which is given to one HNG gate used as a full adder to produce final $\Sigma_{2}$. Then the final sum bit $\Sigma_{3}$ is obtained by using one Feynman gate. So the BCD sum is $\Sigma_{3} \Sigma_{2} \Sigma_{1} \Sigma_{0}$.

## 6. Results and Discussion

### 6.1. Carry Skip BCD Adder

Several designs existing in the literature are discussed and compared with the proposed design [14-16].In [14] 3 New gates [NG] for the correction logic circuit and 8 TSG gates for the adders (for both adder-1 and adder-2 blocks) are used for the construction of reversible implementation of BCD adder. This reduces the number of gates but in this paper fan-out is not taken into account which when considered will
increase the number of gates more than 15. This produces 27 garbage outputs with 11 constant inputs. The multiple fan-outs are not permitted in the synthesis of a reversible logic circuit.

In [15] BCD adder is constructed using 23 reversible gates. One bit Full adder cell is realized using one NG and one PG gate which produce 2 garbage outputs. So a 4 bit adder produces 8 garbage outputs and requires 8 reversible logic gates. The six correction logic is obtained using 3 TG with six garbage outputs. Also, it uses 4 FG for fan-out purpose. So the circuit of [15] uses a total of 23 reversible logic gates with 22 garbage outputs.

In [16] BCD adder is constructed using 23 reversible gates. One bit Full adder cell is realized using one NG and one NTG gate which produce 2 garbage outputs. So a 4bit adder produces 8 garbage outputs and requires $83 * 3$ reversible logic gates. The six correction logic is obtained using three NG with six garbage outputs. Also it uses 4 FG far fan-out purpose. The circuit of [16] uses a total of 23 reversible logic gates with 22 garbage outputs and requires 17 constant inputs.

The implementation given in [19] uses two Fredkin gates and one Toffoli gate for the correction logic and also it uses a 4bit parallel adder constructed using four MTSGs. It also uses a combination of one FG, one PG and a MTSG for the adder-2 block which adds the $\mathrm{c}_{\text {out }}$ to the sum in order to generate the final BCD sum. Also to generate block generation bit P three FRGs are used. Finally to generate $c_{\text {out }}$ and to fan-out three sum bits another three FRGs and a TG are used. This implementation requires a total of 15 reversible logic gates and it produces a total number of 14 garbage outputs (including the garbage from the correction circuit) with 11 constant inputs with a delay of 10 units. The advantage of using this design over that given in [18] is that the quantum cost of MTSG is less than the quantum cost of TSG [19].

The implementation given in [22] uses four DPG gates and three PG gates to construct the adder-1 and XOR-AND4 block that means 4bit parallel adder. It also uses a combination of one Fredkin Gate, one SCL gate to create AND-OR and Correction logic circuit block. The adder-2 has one PG gate one DPG gate and one FG gate. This implementation requires a total of 13 reversible logic gates and it produces a total number of 14 garbage outputs (including the garbage from the correction circuit) with 10 constant inputs with the quantum cost is 63 (the quantum cost of SCL gate is undefined).

The proposed design uses a FHNG gate whose quantum cost is 7 . The number of reversible logic gates used in the proposed design is reduced to 12 which are minimum as compared to the other existing designs. This produces 13 garbage outputs with 9 constant inputs and the quantum cost is 56 (the quantum cost of SCL gate is undefined). So it is observed that the proposed design is a much optimized circuit than the existing ones. The comparative studies of various designs of carry skip BCD adders are presented in Table-2.

Table 2: Comparison of Carry skips BCD adders

| Carry <br> skip BCD <br> adder | No <br> of <br> gates | No of <br> garbage <br> output | Constant <br> inputs | Quantum <br> cost |
| :---: | :---: | :---: | :---: | :---: |
| Paper(14) | 15 | 27 | 15 | Undefined |
| Paper(18) | 15 | 14 | 11 | Undefined |
| Paper(19) | 15 | 14 | 11 | Undefined |
| HNG gate | 16 | 13 | 10 | Undefined |
| Paper(22) | 13 | 14 | 10 | 63 |
| Proposed <br> Design | 12 | 13 | 9 | 56 |

## 7. Conclusions

In this paper an optimized one digit carry skip BCD adder are presented. The design is very useful for future computing techniques like ultra low power digital circuits and quantum computers. It is shown that the proposal is highly optimized in terms of the number of reversible logic gates, the number of garbage outputs and the quantum cost. The analysis of various implementations discussed is tabulated in Table-II. It gives the comparison of the different designs in terms of the important design parameters like the number of reversible gates, number of garbage outputs, and the number of constant inputs and the quantum cost. From the table it is observed that the present proposal uses the least number of gates producing the least number of garbage outputs and has the minimum quantum cost compared to other design methods. Also the design uses FHNG gates for the construction of adders which greatly reduces the total cost of the circuit. Because of these optimization parameters the overall cost of the circuit will be reduced. Using this one digit Carry skip BCD
adder, N-digit Carry skip BCD adders can be constructed. The design method is definitely useful for the construction of future computers and other computational structures. Optimization of other computational circuits is under investigation as a future work.

## References

1. R. Landauer, "Irreversibility and Heat Generation in the Computational Process", IBM Journal of Research and Development, 5, pp. 183-191, 1961
2. C.H. Bennett, "Logical Reversibility of Computation", IBM J.Research and Development, pp. 525-532, November 1973.
3. R. Feynman, "Quantum Mechanical Computers," Optics News, Vol.11, pp. 11-20, 1985.
4. B. Parhami; "Fault Tolerant Reversible Circuits" Proc. 40th Asilomar Conf. Signals, Systems, and Computers, Pacific Grove, CA, Oct. 2006.
5. T. Toffoli., "Reversible Computing", Tech memo MIT/LCS/TM-151, MIT Lab for Computer Science 1980.
6. A. Peres, Reversible logic and quantum computers, Physical Review A 32 (6) (1985) 3266-3276.
7. M. Mohammadi and M. Eshghi. On figures of merit in reversible and quantum logic designs. Quantum Information Processing, 8(4):297-318, Aug. 2009.
8. Majid Mohammadi, Mohammad Eshghi, Majid Haghparast and Abbas Bahrololoom, (2008) "Design and Optimization of Reversible BCD Adder/Subtractor Circuit for Quantum and Nanotechnology Based Systems", World Applied Sciences Journal, vol. 4, no. 6, pp. 787-792.
9. W. N. N. Hung, X. Song, G. Yang, J. Yang, and M.Perkowski, "Optimal Synthesis of Multiple Output Boolean Functions Using a Set of Quantum Gates by Symbolic Reachability Analysis", IEEE Trans.Computer-Aided Design, Vol. 25, No. 9, pp.1652-1663, Sep 2006
10. J. A. Smolin, D. P. Di Vincenzo, "Five Two-Bit Quantum Gates are Sufficient to Implement the Quantum Fredkin Gate," Physical Review A, 53, 1996, pp. 2855-2856.
11. M.S. Islam et al., "Low cost quantum realization of reversible multiplier circuit", Information technology journal, 8 (2009) 208.
12. H.R.Bhagyalakshmi and M.K.Venkatesha, 'Optimized reversible BCD adder using new reversible logic gates', Journal of Computing, Volume 2, Issue 2, February 2010, ISSN 2151-9617 arXiv: 1002.3994 v 1 .
13. W. N. N. Hung, X. Song, G. Yang, J. Yang and M. Perkowski, "Quantum Logic Synthesis by Symbolic Reachability Analysis", Proc. 41st annual conference on Design automation DAC, pp.838-841, January 2004
14. Thapliyal H., S. Kotiyal, M. B. Srinivas, 2006.Novel BCD adders and their reversible logic implementation for IEEE 754r format. Proceedings of the 19thInternational Conference on VLSI Design, 3-7 Jan 2006.
15. H.M.H. Babu, A.R. Chowdhury, Design of a Compact Reversible binary coded decimal adder circuit, Elsevier J. Syst. Archit. 52 (5) (2006) 272282.
16. Hafiz Md. Hasan Babu and A. R. Chowdhury, "Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4-bit Parallel adder", VLSI Design 2005, pp-255-260, Kolkata, India, Jan 2005.
17. Haghparast M. and K. Navi, 2008. A Novel reversible BCD adder for nanotechnology based systems. Am. J. Applied Sci., 5 (3): 282-288.
18. Ashis Kumer Biswas, Md. Mahmudul Hasan, Moshaddek Hasan, Ahsan Raja Chowdhury, Hafiz Md. Hasan Babu: A Novel Approach to Design BCD Adder and Carry Skip BCD Adder. VLSI Design 2008: 566-571.
19. K. Biswas, M. M. Hasan, A. R. Chowdhury, and H. M. Hasan Babu. Efficient approaches for designing reversible binary coded decimal adders. Microelectronics Journal.39(12) : 1693-1703, 2008
20. James,R.K.; Shahana, T.K.; Jacob, K.P.; Sasi, S."A New Look at Reversible Logic Implementation of Decimal Adder", System-on-Chip, 2007.
21. H.R.Bhagyalakshmi, M.K.Venkatesha, 'An Improved design of a multiplier using reversible logic gates', International Journal of Engineering Science and Technology,Vol. 2(8), 2010, 3838-3845.
22. H R Bhagyalakshmi, ' Optimized design of BCD adder and Carry skip BCD adder using reversible logic gates' International Journal on Computer Science and Engineering (IJCSE) ISSN: 0975-3397 Vol. 3, 4 Apr 2011,1439-1449.

## Biographical notes:

Md. Belayet Ali. received his B.Sc(Engg.) degree in Computer Science and Engineering from Mawlana Bhashani Science and Tecgncehnology University, Santosh, Tangail, Bangladesh, in 2008. He is working as Assistant Professor in Department of Computer Science and Engieering at Mawlana Bhashani Science and Technology University (MBSTU), Santosh, Tangail, Bangladesh. He has 2(two) years and 06 (six) months experience of working in MBSTU. He has published 07(Seven) papers in national, international journals. His area of interest includes reversible logic synthesis, multi-valued reversible logic synthesis, network business security, cloud computing.
Md. Samiur Rahman. is currently completing his B.Sc(Engg.) degree in Computer Science and Engineering at Mawlana Bhashani Science and Technology University, Santosh, Tsangail, Bangladesh. His area of interest are reversible logic synthesis and Neural Network.

Tahmina Parvin. is currently completing her B.Sc(Engg.) degree in Computer Science and Engineering at Mawlana Bhashani Science and Technology University, Santosh, Tsangail, Bangladesh. Her area of interest is reversible logic synthesis.

